


FORM PTO-1390 (REV 11-2000)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTORNEY'S DOCKET NUMBER 36-1442
TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371		U.S. APPLICATION NO. (If known, see 37 C.F.R. 1.5) 09/830180
INTERNATIONAL APPLICATION NO. PCT/GB99/03891	INTERNATIONAL FILING DATE 23 November 1999	PRIORITY DATE CLAIMED 23 November 1998
TITLE OF INVENTION A CIPHER		
APPLICANT(S) FOR DO/EO/US BILCHEV George		
Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:		
<p>1. <input checked="" type="checkbox"/> This is a FIRST submission of items concerning a filing under 35 U.S.C. 371.</p> <p>2. <input type="checkbox"/> This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371.</p> <p>3. <input checked="" type="checkbox"/> This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (21) indicated below.</p> <p>4. <input checked="" type="checkbox"/> The U.S. has been elected by the expiration of 19 months from the priority date (Article 31).</p> <p>5. A copy of the International Application as filed (35 U.S.C. 371(c)(2)).</p> <p>a. <input checked="" type="checkbox"/> is attached hereto (required only if not communicated by the International Bureau).</p> <p>b. <input checked="" type="checkbox"/> has been communicated by the International Bureau.</p> <p>c. <input type="checkbox"/> is not required, as the application was filed in the United States Receiving Office (RO/US).</p> <p>6. <input type="checkbox"/> An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)).</p> <p>a. <input type="checkbox"/> is attached hereto.</p> <p>b. <input type="checkbox"/> has been previously submitted under 35 U.S.C. 154(d)(4).</p> <p>7. <input type="checkbox"/> Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)).</p> <p>a. <input type="checkbox"/> are attached hereto (required only if not communicated by the International Bureau).</p> <p>b. <input type="checkbox"/> have been communicated by the International Bureau.</p> <p>c. <input type="checkbox"/> have not been made; however, the time limit for making such amendments has NOT expired.</p> <p>d. <input type="checkbox"/> have not been made and will not be made.</p> <p>8. <input type="checkbox"/> An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).</p> <p>9. <input checked="" type="checkbox"/> An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).</p> <p>10. <input type="checkbox"/> A English language translation of the annexes of the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).</p>		
<p>Items 11 To 20 below concern document(s) or information included:</p> <p>11. <input type="checkbox"/> An Information Disclosure Statement under 37 C.F.R. 1.97 and 1.98.</p> <p>12. <input type="checkbox"/> An assignment document for recording. A separate cover sheet in compliance with 37 C.F.R. 3.28 and 3.31 is included.</p> <p>13. <input checked="" type="checkbox"/> A FIRST preliminary amendment.</p> <p>14. <input type="checkbox"/> A SECOND or SUBSEQUENT preliminary amendment.</p> <p>15. <input type="checkbox"/> A substitute specification.</p> <p>16. <input type="checkbox"/> A change of power of attorney and/or address letter.</p> <p>17. <input type="checkbox"/> A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821-1.825.</p> <p>18. <input type="checkbox"/> A second copy of the published international application under 35 U.S.C. 154(d)(4).</p> <p>19. <input type="checkbox"/> A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4).</p> <p>20. <input checked="" type="checkbox"/> Other items or information. Amended Sheets attached to IPER (pages 1 through 31)</p>		

U.S. APPLICATION NO. (if known) 037 C.F.R. 1.492(a)(1)-(5) Unknown 30180	INTERNATIONAL APPLICATION NO. PCT/GB99/03891	ATTORNEY'S DOCKET NUMBER 36-1442																																																																																												
21. <input checked="" type="checkbox"/> The following fees are submitted: BASIC NATIONAL FEE (37 C.F.R. 1.492(a)(1)-(5)): -- Neither international preliminary examination fee (37 C.F.R. 1.482) nor international search fee (37 C.F.R. 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO\$1000.00 -- International preliminary examination fee (37 C.F.R. 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO\$860.00 -- International preliminary examination fee (37 C.F.R. 1.482) not paid to USPTO but international search fee (37 C.F.R. 1.445(a)(2)) paid to USPTO\$710.00 -- International preliminary examination fee (37 C.F.R. 1.482) paid to USPTO but all claims did not satisfy provisions of PCT Article 33(1)-(4)\$690.00 -- International preliminary examination fee (37 C.F.R. 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4)\$100.00 ENTER APPROPRIATE BASIC FEE AMOUNT =		CALCULATIONS PTO USE ONLY <table style="width: 100%;"> <tr> <td style="width: 60%;">ENTER APPROPRIATE BASIC FEE AMOUNT =</td> <td style="width: 10%; text-align: right;">\$</td> <td style="width: 30%; text-align: right;">860.00</td> </tr> <tr> <td>Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 C.F.R. 1.492(e)).</td> <td style="text-align: right;">\$</td> <td style="text-align: right;">0.00</td> </tr> </table> <table style="width: 100%; border-top: 1px solid black;"> <thead> <tr> <th style="width: 20%;">CLAIMS</th> <th style="width: 20%;">NUMBER FILED</th> <th style="width: 20%;">NUMBER EXTRA</th> <th style="width: 20%;">RATE</th> <th style="width: 20%;"></th> <th style="width: 20%;"></th> </tr> </thead> <tbody> <tr> <td>Total Claims</td> <td style="text-align: center;">83</td> <td style="text-align: center;">-20 =</td> <td style="text-align: center;">63</td> <td style="text-align: center;">X</td> <td style="text-align: right;">\$18.00</td> </tr> <tr> <td>Independent Claims</td> <td style="text-align: center;">7</td> <td style="text-align: center;">-3 =</td> <td style="text-align: center;">4</td> <td style="text-align: center;">X</td> <td style="text-align: right;">\$80.00</td> </tr> <tr> <td colspan="5">MULTIPLE DEPENDENT CLAIMS(S) (if applicable)</td> <td style="text-align: right;">\$270.00</td> </tr> <tr> <td colspan="5">TOTAL OF ABOVE CALCULATIONS =</td> <td style="text-align: right;">\$ 2314.00</td> </tr> <tr> <td colspan="5"> <input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by 1/2. </td> <td style="text-align: right;">0.00</td> </tr> <tr> <td colspan="5">SUBTOTAL =</td> <td style="text-align: right;">\$ 2314.00</td> </tr> <tr> <td colspan="5"> Processing fee of \$130.00, for furnishing the English Translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 C.F.R. 1.492(f)). </td> <td style="text-align: right;">0.00</td> </tr> <tr> <td colspan="5">TOTAL NATIONAL FEE =</td> <td style="text-align: right;">\$ 2314.00</td> </tr> <tr> <td colspan="5"> Fee for recording the enclosed assignment (37 C.F.R. 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 C.F.R. 3.28, 3.31). \$40.00 per property </td> <td style="text-align: right;">\$ 40.00</td> </tr> <tr> <td colspan="5"> Fee for Petition to Revive Unintentionally Abandoned Application (\$1240.00 - Small Entity = \$620.00) </td> <td style="text-align: right;">\$ 0.00</td> </tr> <tr> <td colspan="5">TOTAL FEES ENCLOSED =</td> <td style="text-align: right;">\$ 2354.00</td> </tr> <tr> <td colspan="5"></td> <td style="text-align: right;">Amount to be: refunded \$</td> </tr> <tr> <td colspan="5"></td> <td style="text-align: right;">Charged \$</td> </tr> </tbody></table> <p> <input checked="" type="checkbox"/> A check in the amount of \$2354.00 to cover the above fees is enclosed. <input type="checkbox"/> Please charge my Deposit Account No. 14-1140 in the amount of \$_____ to cover the above fees. A duplicate copy of this form is enclosed. </p> <p> c. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 14-1140. A duplicate copy of this form is enclosed. </p> <p> d. <input checked="" type="checkbox"/> The entire content of the foreign application(s), referred to in this application is/are hereby incorporated by reference in this application. </p> <p> NOTE: Where an appropriate time limit under 37 C.F.R. 1.494 or 1.495 has not been met, a petition to revive (37 C.F.R. 1.137(a) or (b)) must be filed and granted to restore the application to pending status. </p> <p> SEND ALL CORRESPONDENCE TO: NIXON & VANDERHYE P.C. 1100 North Glebe Road, 8th Floor Arlington, Virginia 22201-4714 Telephone: (703) 816-4000 </p> <p style="text-align: right;">  SIGNATURE </p> <p style="text-align: right;"> Larry S. Nixon NAME </p> <table style="width: 100%;"> <tr> <td style="width: 50%; text-align: center;"> 25,640 REGISTRATION NUMBER </td> <td style="width: 50%; text-align: center;"> April 23, 2001 Date </td> </tr> </table>	ENTER APPROPRIATE BASIC FEE AMOUNT =	\$	860.00	Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 C.F.R. 1.492(e)).	\$	0.00	CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE			Total Claims	83	-20 =	63	X	\$18.00	Independent Claims	7	-3 =	4	X	\$80.00	MULTIPLE DEPENDENT CLAIMS(S) (if applicable)					\$270.00	TOTAL OF ABOVE CALCULATIONS =					\$ 2314.00	<input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by 1/2.					0.00	SUBTOTAL =					\$ 2314.00	Processing fee of \$130.00, for furnishing the English Translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 C.F.R. 1.492(f)).					0.00	TOTAL NATIONAL FEE =					\$ 2314.00	Fee for recording the enclosed assignment (37 C.F.R. 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 C.F.R. 3.28, 3.31). \$40.00 per property					\$ 40.00	Fee for Petition to Revive Unintentionally Abandoned Application (\$1240.00 - Small Entity = \$620.00)					\$ 0.00	TOTAL FEES ENCLOSED =					\$ 2354.00						Amount to be: refunded \$						Charged \$	25,640 REGISTRATION NUMBER	April 23, 2001 Date
ENTER APPROPRIATE BASIC FEE AMOUNT =	\$	860.00																																																																																												
Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 C.F.R. 1.492(e)).	\$	0.00																																																																																												
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE																																																																																											
Total Claims	83	-20 =	63	X	\$18.00																																																																																									
Independent Claims	7	-3 =	4	X	\$80.00																																																																																									
MULTIPLE DEPENDENT CLAIMS(S) (if applicable)					\$270.00																																																																																									
TOTAL OF ABOVE CALCULATIONS =					\$ 2314.00																																																																																									
<input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by 1/2.					0.00																																																																																									
SUBTOTAL =					\$ 2314.00																																																																																									
Processing fee of \$130.00, for furnishing the English Translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 C.F.R. 1.492(f)).					0.00																																																																																									
TOTAL NATIONAL FEE =					\$ 2314.00																																																																																									
Fee for recording the enclosed assignment (37 C.F.R. 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 C.F.R. 3.28, 3.31). \$40.00 per property					\$ 40.00																																																																																									
Fee for Petition to Revive Unintentionally Abandoned Application (\$1240.00 - Small Entity = \$620.00)					\$ 0.00																																																																																									
TOTAL FEES ENCLOSED =					\$ 2354.00																																																																																									
					Amount to be: refunded \$																																																																																									
					Charged \$																																																																																									
25,640 REGISTRATION NUMBER	April 23, 2001 Date																																																																																													

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of

BILCHEVAtty. Ref.: **36-1442**Serial No. **Unknown**

Group:

National Phase of: **PCT/GB99/03891**International Filing Date: **23 November 1999**Filed: **April 23, 2001**

Examiner:

For: **A CIPHER**

* * * * *

April 23, 2001Assistant Commissioner for Patents
Washington, DC 20231

Sir:

PRELIMINARY AMENDMENT

Prior to calculation of the filing fee and in order to place the above identified application in better condition for examination, please amend the claims as follows:

IN THE CLAIMS (AS ON AMENDED SHEETS ATTACHED TO IPER)

Please substitute the following amended claims for corresponding claims previously presented. A copy of the amended claims showing current revisions is attached.

3. (Amended) Encipher apparatus according to claim 1, wherein the reversible process of at least one of said data processing units is a switching operation controlled by at least one of the set of bits received at its parallel input.

4. (Amended) Encipher apparatus according to claim 1 wherein each of said data processing units is a reversible gate.

6. (Amended) Encipher apparatus according to claim 1 wherein said configuring means is operative to control said encipher functional modules in accordance with a cipher design description.

09/830180
JC03 Rec'd PCT/PTO
23 APR 2001

10. (Amended) Encipher apparatus according to claim 1, wherein each said encipher functional module comprises a logic gate which does not conserve logic.

11. (Amended) Encipher apparatus according to claim 1, wherein said plurality of encipher functional modules form a programmable circuit.

14. (Amended) Encipher apparatus according to claim 1, wherein said signal is an optical signal and said encipher functional modules comprise optical components.

15. (Amended) Encipher apparatus according to claim 1, comprising a programmable computing apparatus, wherein said encipher functional modules comprise a computer code routine implemented on said programmable computing apparatus.

17. (Amended) Encipher apparatus according to claim 1 including first selection means for selecting a type of encipher functional module to be used from amongst a plurality of possible types of encipher functional modules, wherein said configuring means is adapted to configure the encipher apparatus to use the selected type of encipher functional module.

18. (Amended) Encipher apparatus according to claim 1, including second selection means for selecting the number of said encipher functional modules to be used, wherein said configuring means is adapted to configure the encipher apparatus to use the selected number of encipher functional modules.

19. (Amended) Encipher apparatus according to claim 1 including third selection means for selecting for each said encipher functional module the respective predetermined set of the bits of a data block received at its module input.

22. (Amended) A method according to claim 20, wherein the reversible process of at least one of said data processing units is a switching operation controlled by at least one of the bits of a data block received at its parallel input.

23. (Amended) A method according to claim 20, wherein said encipher functional modules each act as a reversible gate.

24. (Amended) A method according to claim 20, wherein the configuring of said encipher functional modules is in accordance with a cipher design description.

30. (Amended) A method according to claim 20, wherein said encipher functional modules comprise a programmable logic gate array and the configuring step includes programming said programmable logic gate array.

31. (Amended) A method according to claim 20, implemented by computer code on a computing apparatus, wherein said encipher functional modules comprise a computer code routine implemented in dependence upon configuration information.

33. (Amended) A method according to claim 20, including selecting the type of encipher functional module to be used from amongst a plurality of possible types of encipher functional modules.

34. (Amended) A method according to claim 20, including selecting the number of said encipher functional modules used.

35. (Amended) A method according to claim 20, including selecting the respective predetermined set of the bits of a received data block for said encipher functional modules.

38. (Amended) Decipher apparatus according to claim 36 claim 36, wherein said configuring means is operative to control said decipher functional modules in accordance with a cipher design description.

40. (Amended) Decipher apparatus according to claim 38, including means for receiving said cipher design description.

41. (Amended) Decipher apparatus according to claim 38, including means for generating said cipher design description.

43. (Amended) Decipher apparatus according to claim 36, wherein the reversible process of at least one of said data processing units is a switching operation controlled by at least one of the bits of a data block received at its parallel input.

44. (Amended) Decipher apparatus according to claim 36, wherein each of said data processing units comprises a reversible gate.

46. (Amended) Decipher apparatus according to claim 36, wherein each said decipher functional module comprises a logic gate which does not conserve logic.

47. (Amended) Decipher apparatus according to claim 36, wherein said plurality of decipher functional modules form a programmable circuit.

49. (Amended) Decipher apparatus according to claim 36, wherein said signal is an optical signal and said decipher functional modules comprise optical components.

50. (Amended) Decipher apparatus according to claim 36, comprising a programmable computing apparatus, wherein said decipher functional modules comprise a computer code routine implemented on said programmable computing apparatus.

52. (Amended) Decipher apparatus according to claim 36, wherein said configuring means is responsive to type identifying information included in a cipher design description to configure the type of said decipher functional modules in accordance with said type identifying information.

53. (Amended) Decipher apparatus according to claim 36, wherein said configuring means is responsive to module number information included in a cipher design description to configure a corresponding number of said decipher functional modules.

54. (Amended) Decipher apparatus according to claim 36, wherein said configuring means is responsive to data block size information included in a cipher design description adapted to configure the input and output of each said decipher functional module.

57. (Amended) A method according to claim 55, wherein the reversible process of at least one of said data processing units is a switching operation controlled by at least one of the bits of a data block received at its parallel input.

58. (Amended) A method according to claim 55, wherein said decipher functional modules each act as a reversible gate.

59. (Amended) A method according to claim 55, wherein the configuring of said decipher functional modules is in accordance with a cipher design description.

65. (Amended) A method according to claim 55, wherein said decipher functional modules comprise a programmable logic gate array and the configuring step includes programming said programmable logic gate array.

66. (Amended) A method according to claim 55, implemented by computer code on a computing apparatus, wherein said decipher functional modules comprise a computer code routine implemented in dependence upon configuration information.

68. (Amended) A method according to claim 55, including selecting the type of decipher functional module to be used from amongst a plurality of possible types of decipher functional modules.

69. (Amended) A method according to claim 55, including selecting the number of said decipher functional modules used.

70. (Amended) A method according to claim 55, including selecting the respective predetermined set of the bits of a received data block for said decipher functional modules.

72. (Amended) Apparatus according to claim 71, including first selection means for selecting at least one type of cipher functional module to be used from amongst a plurality of possible types of cipher functional modules, said encoding means being adapted to include the selected type or types in the encoded information.

73. (Amended) Apparatus according to claim 71, including second selection means for selecting the number of said cipher functional modules to be used, said encoding means being adapted to include the selected number in the encoded information.

74. (Amended) Apparatus according to claim 71, including third selection means for selecting the number of inputs and outputs of said cipher functional modules, said encoding means being adapted to include the selected number in the encoded information.

77. (Amended) A method according to claim 75, further comprising selecting the number of said cipher functional modules used, and including in the encoded information said selected number of said cipher functional modules used.

78. (Amended) A method according to claim 75, further comprising selecting the number of inputs and outputs of said cipher functional modules, and including in the encoded information the selected number of inputs and outputs of said cipher functional modules.

79. (Amended) Cipher apparatus comprising the encipher apparatus of claim 1 and a decipher apparatus for deciphering a signal comprising:

forming means for receiving the signal to be deciphered and for outputting the signal as a sequence of data blocks, each having a first predetermined number of bits;

a plurality of decipher functional modules sequentially coupled to operate sequentially on the sequence of data blocks from the forming means; and

configuring means,

wherein each decipher functional module comprises

a module input,

a module output, and

a respective data processing unit having a parallel input and a corresponding parallel output and being arranged to perform a respective reversible process upon a set of bits at its parallel input and to produce at its corresponding parallel output a corresponding enciphered set of bits, and is operable under the control of the configuring means to couple a respective predetermined set of the bits of a data block received at its module input to the parallel input of its data processing unit and to

provide at its module output a deciphered data block in which said respective predetermined set of bits is replaced by the corresponding deciphered set of bits produced at the parallel output of its data processing unit,

wherein the encipher functional modules of the encipher apparatus are constituted by the decipher functional modules of the decipher apparatus but are sequentially coupled in the opposite order.

80. (Amended) A cipher method for enciphering and deciphering a signal comprising the encipher method of claim 20 and a decipher method comprising:

receiving the signal to be deciphered and outputting the signal as a sequence of data blocks, each having a first predetermined number of bits;

applying the sequence of data blocks to a plurality of decipher functional modules sequentially coupled to operate sequentially on the sequence of data blocks, each decipher functional module comprising

a module input,

a module output, and

a respective data processing unit having a parallel input and a corresponding parallel output and being arranged to perform a respective reversible process upon a set of bits at its parallel input and to produce at its corresponding parallel output a corresponding enciphered set of bits; and

configuring each decipher functional module to couple a respective predetermined set of the bits of a data block received at its module input to the parallel input of its data processing unit and to provide at its module output an deciphered data block in which said respective predetermined set of bits is replaced by the

BILCHEV
Serial No. **Unknown**

corresponding deciphered set of bits produced at the parallel output of its data processing unit.

81. (Amended) Processor implementable instructions for controlling a processor to carry out the method of claim 20.

83. (Amended) A storage medium storing logic to configure a programmable logic gate array to carry out the method of claim 20.

REMARKS


Attached hereto is a marked-up version of the changes made to the claims by the current amendment. The attached page is captioned "**Version with markings to show changes made.**"

The above amendments are made to place the claims in a more traditional format.

Respectfully submitted,

NIXON & VANDERHYE P.C.

By:



Larry S. Nixon

Reg. No. 25,640

LSN:Imy

1100 North Glebe Road, 8th Floor
Arlington, VA 22201-4714
Telephone: (703) 816-4000
Facsimile: (703) 816-4100

VERSION WITH MARKINGS TO SHOW CHANGES MADE

3. (Amended) Encipher apparatus according to claim 1 [or claim 2], wherein the reversible process of at least one of said data processing units is a switching operation controlled by at least one of the set of bits received at its parallel input.

4. (Amended) Encipher apparatus according to [any preceding claim] claim 1 wherein each of said data processing units is a reversible gate.

6. (Amended) Encipher apparatus according to [any preceding claim] claim 1 wherein said configuring means is operative to control said encipher functional modules in accordance with a cipher design description.

10. (Amended) Encipher apparatus according to [any preceding claim] claim 1, wherein each said encipher functional module comprises a logic gate which does not conserve logic.

11. (Amended) Encipher apparatus according to [any preceding claim] claim 1, wherein said plurality of encipher functional modules form a programmable circuit.

14. (Amended) Encipher apparatus according to [any one of claims 1 to 10] claim 1, wherein said signal is an optical signal and said encipher functional modules comprise optical components.

15. (Amended) Encipher apparatus according to [any one of claims 1 to 10] claim 1, comprising a programmable computing apparatus, wherein said encipher functional modules comprise a computer code routine implemented on said programmable computing apparatus.

17. (Amended) Encipher apparatus according to [any preceding claim] claim 1 including first selection means for selecting a type of encipher functional module to be used from amongst a plurality of possible types of encipher functional modules, wherein said configuring means is adapted to configure the encipher apparatus to use the selected type of encipher functional module.

18. (Amended) Encipher apparatus according to [any preceding claim] claim 1, including second selection means for selecting the number of said encipher functional modules to be used, wherein said configuring means is adapted to configure the encipher apparatus to use the selected number of encipher functional modules.

19. (Amended) Encipher apparatus according to [any preceding claim] claim 1 including third selection means for selecting for each said encipher functional module the respective predetermined set of the bits of a data block received at its module input.

22. (Amended) A method according to claim 20 [or claim 21], wherein the reversible process of at least one of said data processing units is a switching operation controlled by at least one of the bits of a data block received at its parallel input.

23. (Amended) A method according to [any one of claims 20 to 22] claim 20, wherein said encipher functional modules each act as a reversible gate.

24. (Amended) A method according to [any one of claims 20 to 23] claim 20, wherein the configuring of said encipher functional modules is in accordance with a cipher design description.

30. (Amended) A method according to [any one of claims 20 to 29] claim 20, wherein said encipher functional modules comprise a programmable logic gate array and the configuring step includes programming said programmable logic gate array.

31. (Amended) A method according to [any one of claims 20 to 29] claim 20, implemented by computer code on a computing apparatus, wherein said encipher functional modules comprise a computer code routine implemented in dependence upon configuration information.

33. (Amended) A method according to [any one of claims 20 to 32] claim 20, including selecting the type of encipher functional module to be used from amongst a plurality of possible types of encipher functional modules.

34. (Amended) A method according to [any one of claims 20 to 33] claim 20, including selecting the number of said encipher functional modules used.

35. (Amended) A method according to [any one of claims 20 to 34] claim 20, including selecting the respective predetermined set of the bits of a received data block for said encipher functional modules.

38. (Amended) Decipher apparatus according to claim 36 [or claim 37] claim 36, wherein said configuring means is operative to control said decipher functional modules in accordance with a cipher design description.

40. (Amended) Decipher apparatus according to claim 38 [or claim 39], including means for receiving said cipher design description.

41. (Amended) Decipher apparatus according to claim 38 [or claim 39], including means for generating said cipher design description.

43. (Amended) Decipher apparatus according to [any one of claims 36 to 42] claim 36, wherein the reversible process of at least one of said data processing units is a switching operation controlled by at least one of the bits of a data block received at its parallel input.

44. (Amended) Decipher apparatus according to [any one of claims 36 to 43] claim 36, wherein each of said data processing units comprises a reversible gate.

46. (Amended) Decipher apparatus according to [any one of claims 36 to 45] claim 36, wherein each said decipher functional module comprises a logic gate which does not conserve logic.

47. (Amended) Decipher apparatus according to [any one of claims 36 to 46] claim 36, wherein said plurality of decipher functional modules form a programmable circuit.

49. (Amended) Decipher apparatus according to [any one of claims 36 to 46] claim 36, wherein said signal is an optical signal and said decipher functional modules comprise optical components.

50. (Amended) Decipher apparatus according to [any one of claims 36 to 46] claim 36, comprising a programmable computing apparatus, wherein said decipher functional modules comprise a computer code routine implemented on said programmable computing apparatus.

52. (Amended) Decipher apparatus according to [any one of claims 36 to 51] claim 36, wherein said configuring means is responsive to type identifying information included in a cipher design description to configure the type of said decipher functional modules in accordance with said type identifying information.

53. (Amended) Decipher apparatus according to [any one of claims 36 to 52] claim 36, wherein said configuring means is responsive to module number information included in a cipher design description to configure a corresponding number of said decipher functional modules.

54. (Amended) Decipher apparatus according to [any one of claims 36 to 53] claim 36, wherein said configuring means is responsive to data block size information included in a cipher design description adapted to configure the input and output of each said decipher functional module.

57. (Amended) A method according to claim 55 [or claim 56], wherein the reversible process of at least one of said data processing units is a switching operation controlled by at least one of the bits of a data block received at its parallel input.

58. (Amended) A method according to [any one of claims 55 to 57] claim 55, wherein said decipher functional modules each act as a reversible gate.

59. (Amended) A method according to [any one of claims 55 to 58] claim 55, wherein the configuring of said decipher functional modules is in accordance with a cipher design description.

65. (Amended) A method according to [any one of claims 55 to 64] claim 55, wherein said decipher functional modules comprise a programmable logic gate array and the configuring step includes programming said programmable logic gate array.

66. (Amended) A method according to [any one of claims 55 to 64] claim 55, implemented by computer code on a computing apparatus, wherein said decipher functional modules comprise a computer code routine implemented in dependence upon configuration information.

68. (Amended) A method according to [any one of claims 55 to 67] claim 55, including selecting the type of decipher functional module to be used from amongst a plurality of possible types of decipher functional modules.

69. (Amended) A method according to [any one of claims 55 to 68] claim 55, including selecting the number of said decipher functional modules used.

70. (Amended) A method according to [any one of claims 55 to 69] claim 55, including selecting the respective predetermined set of the bits of a received data block for said decipher functional modules.

72. (Amended) Apparatus according to claim [61] 71, including first selection means for selecting at least one type of cipher functional module to be used from amongst a plurality of possible types of cipher functional modules, said encoding means being adapted to include the selected type or types in the encoded information.

73. (Amended) Apparatus according to claim 71 [or claim 72], including second selection means for selecting the number of said cipher functional modules to be used, said encoding means being adapted to include the selected number in the encoded information.

74. (Amended) Apparatus according to [any one of claims 71 to 73] claim 71, including third selection means for selecting the number of inputs and outputs of said cipher functional modules, said encoding means being adapted to include the selected number in the encoded information.

77. (Amended) A method according to claim 75 [or claim 76], further comprising selecting the number of said cipher functional modules used, and including in the encoded information said selected number of said cipher functional modules used.

78. (Amended) A method according to [any one of claims 75 to 77] claim 75, further comprising selecting the number of inputs and outputs of said cipher functional

modules, and including in the encoded information the selected number of inputs and outputs of said cipher functional modules.

79. (Amended) Cipher apparatus comprising the encipher apparatus of [any one of claims 1 to 19 and the decipher apparatus of any one of claims 36 to 54] claim 1 and a decipher apparatus for deciphering a signal comprising:

forming means for receiving the signal to be deciphered and for outputting the signal as a sequence of data blocks, each having a first predetermined number of bits;

a plurality of decipher functional modules sequentially coupled to operate sequentially on the sequence of data blocks from the forming means; and

configuring means,

wherein each decipher functional module comprises

a module input,

a module output, and

a respective data processing unit having a parallel input and a corresponding parallel output and being arranged to perform a respective reversible process upon a set of bits at its parallel input and to produce at its corresponding parallel output a corresponding enciphered set of bits, and is operable under the control of the configuring means to couple a respective predetermined set of the bits of a data block received at its module input to the parallel input of its data processing unit and to provide at its module output a deciphered data block in which said respective predetermined set of bits is replaced by the corresponding deciphered set of bits produced at the parallel output of its data processing unit,

wherein the encipher functional modules of the encipher apparatus are constituted by the decipher functional modules of the decipher apparatus but are sequentially coupled in the opposite order.

80. (Amended) A cipher method for enciphering and deciphering a signal comprising the encipher method of [any one of claims 20 to 35 and the decipher method of any one of claims 55 to 70] claim 20 and a decipher method comprising:

receiving the signal to be deciphered and outputting the signal as a sequence of data blocks, each having a first predetermined number of bits;

applying the sequence of data blocks to a plurality of decipher functional modules sequentially coupled to operate sequentially on the sequence of data blocks, each decipher functional module comprising

a module input,

a module output, and

a respective data processing unit having a parallel input and a corresponding parallel output and being arranged to perform a respective reversible process upon a set of bits at its parallel input and to produce at its corresponding parallel output a corresponding enciphered set of bits; and

configuring each decipher functional module to couple a respective predetermined set of the bits of a data block received at its module input to the parallel input of its data processing unit and to provide at its module output an deciphered data block in which said respective predetermined set of bits is replaced by the corresponding deciphered set of bits produced at the parallel output of its data processing unit.

81. (Amended) Processor implementable instructions for controlling a processor to carry out the method of [any one of claims 20 to 35, 55 to 70, 75 to 78, and 80] claim 20.

83. (Amended) A storage medium storing logic to configure a programmable logic gate array to carry out the method of [any one of claims 20 to 35, 55 to 70, 75 to 78, and 80] claim 20.

A CIPHER

The present invention generally relates to a cipher and in particular to a cipher in which the secret cipher code which is required for both enciphering and deciphering
5 is information which describes the process used to carry out enciphering.

Two commonly used types of cryptographic algorithms are private key algorithms which use a single shared key and public key algorithms which use two keys: a public key and a private key.

In these prior art algorithms the encryption process used is fixed although the
10 particular encryption process can be selectable by user e.g. by using a particular encryption program (algorithm). The security of the encryption is provided by the key which is secretly exchanged between the encrypter operator and decrypter operator. Such currently implemented ciphers are not easily scalable since they are defined for a specific block size and key size. In many instances the key is not big enough e.g.
15 many ciphers have only 64 bit keys.

In accordance with a first aspect, the present invention provides encipher apparatus for enciphering a signal, comprising:

forming means for receiving the signal to be enciphered and for outputting the signal as a sequence of data blocks, each having a first predetermined number of
20 bits;

a plurality of encipher functional modules sequentially coupled to operate sequentially on the sequence of data blocks from the forming means; and

configuring means,

wherein each encipher functional module comprises

25 a module input,

a module output, and

a respective data processing unit having a parallel input and a corresponding parallel output and being arranged to perform a respective reversible process upon a set of bits at its parallel input and to produce at its corresponding parallel output a
30 corresponding enciphered set of bits,

and is operable under the control of the configuring means to couple a respective predetermined set of the bits of a data block received at its module input to the parallel input of its data processing unit and to provide at its module output an

ART 34 AMDT

enciphered data block in which said respective predetermined set of bits is replaced by the corresponding enciphered set of bits produced at the parallel output of its data processing unit.

- Another aspect of the present invention provides a method of enciphering a
5 signal, the method comprising:

receiving the signal to be enciphered and forming the signal into a sequence of data blocks, each having a first predetermined number of bits;

applying the sequence of data blocks to a plurality of encipher functional modules sequentially coupled to operate sequentially on the sequence of data blocks,

- 10 each encipher functional module comprising

a module input,

a module output, and

a respective data processing unit having a parallel input and a corresponding parallel output and being arranged to perform a respective reversible process upon a set of

- 15 bits at its parallel input and to produce at its corresponding parallel output a corresponding enciphered set of bits;

configuring each encipher functional module to couple a respective predetermined set of the bits of a data block received at its module input to the parallel input of its data processing unit and to provide at its module output an

- 20 enciphered data block in which said respective predetermined set of bits is replaced by the corresponding enciphered set of bits produced at the parallel output of its data processing unit.

Thus the present invention provides a universal cipher which is capable of implementing any cipher process. The encryption which is carried out on the signal
25 is dependent upon the respective predetermined sets of bits. The respective predetermined sets of bits are configurable without changing the data processing unit of the cipher units. This configuration is freely selectable and is preferably selected randomly or pseudo-randomly and automatically for the usual security reasons to prevent any element of predictability.

- 30 In one embodiment the encipher functional modules, also referred to generically as cipher units, are identical and thus perform identical reversible operations. The invention does however encompass the use of a plurality of types of cipher units

ART 34 AMEND

3

wherein the sequential pattern of the different types is information that must be shared to allow deciphering of the signal enciphered using the pattern.

The cipher units can be implemented in many different ways such as a reversible circuit either implemented in logic gates or in logic steps performed by a computer,

- 5 analog circuitry, or optical elements. In fact, the cipher units can be implemented by any physical process which is reversible.

A further aspect of the present invention provides decipher apparatus for deciphering a signal, comprising:

- forming means for receiving the signal to be deciphered and for outputting
10 the signal as a sequence of data blocks, each having a first predetermined number of bits;

a plurality of decipher functional modules sequentially coupled to operate sequentially on the sequence of data blocks from the forming means; and

configuring means,

- 15 wherein each decipher functional module comprises

a module input,

a module output, and

a respective data processing unit having a parallel input and a corresponding parallel output and being arranged to perform a respective reversible process upon a set of
20 bits at its parallel input and to produce at its corresponding parallel output a corresponding enciphered set of bits,

- and is operable under the control of the configuring means to couple a respective predetermined set of the bits of a data block received at its module input to the parallel input of its data processing unit and to provide at its module output a
25 deciphered data block in which said respective predetermined set of bits is replaced by the corresponding deciphered set of bits produced at the parallel output of its data processing unit.

Another aspect of the present invention provides a method of deciphering an enciphered signal, the method comprising:

- 30 receiving the signal to be deciphered and outputting the signal as a sequence of data blocks, each having a first predetermined number of bits;

ART 34 AMDT

4

applying the sequence of data blocks to a plurality of decipher functional modules sequentially coupled to operate sequentially on the sequence of data blocks, each decipher functional module comprising

a module input,

5 a module output, and

a respective data processing unit having a parallel input and a corresponding parallel output and being arranged to perform a respective reversible process upon a set of bits at its parallel input and to produce at its corresponding parallel output a corresponding enciphered set of bits; and

10 configuring each decipher functional module to couple a respective predetermined set of the bits of a data block received at its module input to the parallel input of its data processing unit and to provide at its module output an deciphered data block in which said respective predetermined set of bits is replaced by the corresponding deciphered set of bits produced at the parallel output of its data
15 processing unit.

In one embodiment the cipher units are identical and carry out identical operations on the enciphered signal.

The use of reversible cipher units in both the encipher and decipher enable the configuration of the units to be the same although the implementation will be
20 reversed. It is this reversibility which allows the use of information describing the cipher process, referred to as cipher design description, to be used secretly between the encipher and decipher. In other words, instead of a secret key to be shared by the sender and receiver of an encrypted message, a cipher design description which describes the cipher process is shared instead.

25 Thus the invention is similar to the conventional symmetric cryptography technique except that there is no single shared key but instead a single shared cipher design description containing information describing the cipher process.

In a similar manner to use of a private key, the cipher design description can be determined by either party in a two-party communication of an encrypted signal. In

30 other words, either the recipient of an encrypted signal can request for the cipher design description to be used and secretly pass this to the party for use in transmitting the encrypted signal, or the party transmitting the encrypted signal can

secretly inform the recipient of the cipher design description to be used to decrypt the signal.

The invention is equally applicable to the encryption of a signal which is not transmitted and which is instead stored securely e.g. the encryption and storage of data in a computer to prevent unauthorised access. In this example there need only be one party.

Because the cipher units are reversible, the encipher apparatus and decipher apparatus can be constituted by a single apparatus. Thus, for duplex communication of an encrypted signal or for the storage of encrypted data for retrieval and decryption it is possible for the same cipher units to be used but in reverse order for deciphering.

In one embodiment the reversible process of at least one of said data processing units is a switching operation controlled by at least one of the set of bits received at its parallel input.

Such a data processing unit can be implemented as a reversible gate such as a Fredkin's gate or an AND/NAND gate. Such gates can be implemented in logic either as logic gates such as a programmable circuit, in particular a programmable logic gate array, or as logic steps implementing the gates in a computer program.

An advantage of this invention is that it is inherently scalable since the number of cipher units can be varied dependent upon the configuration. Further, the size of the data block can be varied. This will also depend upon the configuration of the cipher unit.

Conveniently, ciphers are usually implemented digitally as a computer program. The programmability of a general purpose computer provides the facility for a universal cipher. Since a computer is capable of implementing a reversible computational process which implements a one-to-one mapping, and since general purpose computers are available which can be programmed to carry out any reversible computational process, any reversible computational process can be implemented thus implementing any one-to-one mapping. Any general purpose reversible computer can be used as a universal cipher. The use of a computer program to implement the reversible process further enables a user to select the type of reversible process to be implemented.

ART 34 AMDT

6

Since apparatus of the present invention can be implemented on a general purpose computer by a suitable program, the present invention can be embodied as a storage medium storing instructions, for controlling a processor e.g. a floppy disc, CD-ROM, smartcard, and programmable memory. Further, since the computer program can be transmitted over a network to be received and implemented on a computer, the present invention can be embodied as a signal carrying the processor implementable instructions. Apparatus of the present invention can also be embodied as a storage medium storing logic to configure a programmable logic gate array to carry out an encipher method or a decipher method of the present invention.

10

Embodiments of the present invention will now be described with reference to the accompanying drawings, in which:

Figure 1 is a schematic illustration of a cipher system;

Figure 2 is a schematic illustration of the reversibility of the cipher;

15 Figure 3 is a schematic illustration of an encipher apparatus of the cipher system of Figure 1;

Figure 4 is a schematic illustration of a decipher apparatus of the cipher system of Figure 1;

Figure 5 is a schematic illustration of a Fredkin's gate;

20 Figure 6 is a schematic illustration of a cipher unit design description for the configuration of a Fredkin's gate forming the basis of a cipher unit of the apparatus of Figures 3 and 4;

Figure 7 is a schematic illustration of an encipher apparatus using Fredkin's gates;

Figure 8 is an illustration of the cipher design description for the encipher apparatus of Figure 7;

25 Figure 9 is a functional diagram of a cipher design description generator;

Figure 10 is a functional diagram of an encipher apparatus;

Figure 11 is a functional diagram of a decipher apparatus;

Figure 12 is a diagram of use of the cipher system in the transmission of encrypted data;

30

Figure 13 is a diagram of a specific embodiment wherein the cipher design description and possibly the encipher/decipher apparatus is exchanged using a smartcard;

ART 34 AMDT

Figure 14 is a diagram of a processing apparatus capable of implementing the cipher apparatus;

Figure 15 is a flow diagram showing the generation and exchange of encrypted data using the cipher system;

- 5 Figure 16a is a flow diagram illustrating the generation of the cipher design description;

Figure 16b is a schematic diagram of the cipher design description;

Figure 17 is a flow diagram illustrating the encipher process;

Figure 18 is a flow diagram illustrating the decipher process;

- 10 Figure 19 is a Fredkin's gate illustrated as a three-input logic gate;

Figure 20 is an implementation of the logic gate of Figure 19 using AND, OR and NOT gates;

Figure 21 is a diagram of an implementation of the Fredkin's gate using multiplexers;

Figure 22 is a diagram of an implementation of the Fredkin's gate using three-state

- 15 buses; and

Figure 23 is a diagram of an AND/NAND gate as an alternative reversible gate to the Fredkin's gate.

Referring now to the drawings, Figure 1 illustrates a cipher system in general wherein an encipher unit 10, hereinafter referred to as an encipher apparatus, generates an

- 20 enciphered or encrypted signal using shared configuration information, referred to as the cipher design description. The cipher design description is used to configure the encipher apparatus 10. The encrypted signal is then transmitted by a transmission medium 20 to a recipient decipher unit 30, hereinafter referred to as a decipher apparatus, which also has the shared cipher design description. The decipher
- 25 apparatus 30 is configured in accordance with the cipher design description and operates the reverse of the process carried out by the encipher apparatus 10 to thereby decipher the signal.

Although in this embodiment a transmission medium 20 is illustrated, the transmission medium could simply comprise a storage medium on which the

- 30 encrypted data is stored. Thus the operator generating the encrypted signal and the operator receiving the encrypted signal may in fact be the same.

Figure 2 schematically illustrates the reversibility of a cipher apparatus to act either as a decipher apparatus 30 or an encipher apparatus 10, and the term cipher apparatus is used herein as meaning an apparatus capable of acting in either mode.

Figure 3 illustrates in more detail the encipher apparatus 10 which is comprised of 5 cipher units 40a to 40d. Although in this embodiment four cipher units are illustrated, in a practical embodiment this would typically be at least four times the block size e.g. for a block size of 128 bits the number of cipher units is at least 512. The number will however depend on the level of security desired. As can be seen in Figure 3 the input signal is received at the input I of the cipher unit 40a, which 10 provides an output signal to the input I of the cipher unit 40b, and so on, i.e. the cipher units 40a to 40d are coupled sequentially.

Figure 4 illustrates a decipher apparatus 30 in more detail. The decipher apparatus 30 comprises the same set of cipher units 40a to 40d as in the encipher apparatus 10, but they are connected in reverse sequential order, i.e. from 40d to 40a. Thus, in 15 order to decipher the enciphered signal, it is passed in sequence through the cipher units 40d to 40a, i.e. the signal to be deciphered is received at the input I of the cipher unit 40d, which provides an output signal to the input I of the cipher unit 40c, and so on.

A specific implementation of the cipher system will now be described in which the 20 cipher unit is implemented using a data processing unit or circuit known as a Fredkin's gate. Such a gate is illustrated in Figure 5. It is well known that a Fredkin's gate is both reversible (i.e. a cipher unit implemented by a Fredkin's gate can be run backwards to uncompute) and universal (i.e. can be used to design a cipher unit that implements all one-to-one mappings).

25 In the Fredkin's gate as illustrated in Figure 5, the input A is used to control the exchange of data on inputs B and C. Thus the Fredkin's gate performs a controlled exchange operation. If $A=1$, B and C are not exchanged i.e. $B'=B$ and $C'=C$. If however, $A=0$, $B'=C$ and $C'=B$. In mathematical notation $B'=AB+\bar{A}C$ and $C'=\bar{A}B+AC$.

30 The Fredkin's gate is a conservative logic gate i.e. it preserves the numbers of 0's and 1's from the input to the output. In a cipher system this is undesirable, thus in order to break the conservation, NOT gates are selectively applied to the outputs to

invert them. The selective inversion are operations which are inherently reversible and thus do not affect the reversibility of the circuit.

Having selected the type of reversible circuit used as the cipher unit, it is then necessary to determine a cipher unit design description to describe the arrangement

- 5 of the circuits. Figure 6 illustrates one such cipher unit design description wherein each Fredkin's gate is described by a respective four segment cipher unit design description. Each of the first three segments describe input pin numbers to which the three inputs A, B and C of a gate are coupled, and, correspondingly, the output pin numbers to which the three outputs A', B' and C' of that gate are coupled. The
- 10 last segment, referred to as the mask M, is used to encode a description of the presence or the absence of inverters on each of the three outputs A', B' and C'.

- Consider an encipher process in which it is decided that the input signal is to be enciphered in 8 bit blocks. The input data thus comprises a 8 bit array indexed from 000 (first bit) to 111 (eighth bit). Each segment of the cipher unit design description
- 15 for the gate of an encipher unit thus comprises a 3 bit code. For example the sequence of four segments 010 111 110 110 defines a gate with A of the gate attached to pin 3 (010) of the 8 pin input of that encipher unit (numbered from pin 1 to pin 8), B attached to pin 8 (111) of the 8 pin input and C attached to pin 7 (110) of the 8 pin input. The last segment, mask M, defines that outputs A' and B' are
- 20 passed through NOT gates i.e. inverted. Thus the binary values at pins 3, 7, and 8 of the input are processed by the Fredkin's gate in accordance with its internal logic as defined above and are output at pins 3, 7, and 8 of the 8 pin output coupled through that encipher unit to corresponding output pins, and the binary values at pins 1, 2, 4, 5, and 6 are coupled through that encipher unit to corresponding output pins without
- 25 being processed by the Fredkin's gate. The 8 bit signal as modified by the first encipher unit is then used as an input to the second encipher unit and so on.

Figure 7 illustrates schematically an encipher apparatus having an arrangement of ten cipher units comprised of Fredkin's gates and NOT gates and Figure 8 illustrates the cipher design description used to describe the encipher apparatus.

- 30 As can clearly be seen the cipher unit design description simply comprises a digital code. The digital code is defined as $((3 \times \log_2 N) + 3)$ bits and each such digital code defines a cipher unit where N is the number of input bits i.e. the data block size. The total number of bits of a cipher design description for defining an encipher apparatus

ART 34 AMDT

10

is $M((3 \times \log_2 N) + 3)$ where M is the number of cipher units. Whilst it is possible to allow a user to select a code freely by for example choosing a "password" in ASCII code which can be translated to binary (e.g. for the 8 bit input, 10 gate example in Figure 7, a 15 character 8 bit ASCII password could be used to describe the encipher apparatus), it is preferable for the usual security reasons to randomly generate a code which describes a random configuration of the gates of the cipher units.

In this example, in order to encrypt the signal it is passed from left to right through the cipher units, i.e. from cipher unit 40a to cipher unit 40b, and so on. In order to decrypt the signal it is passed from right to left, i.e. from cipher unit 40d to cipher unit 40c, and so on, as described above. Thus in decryption as the signal is input into each cipher unit formed of a Fredkin's gate the respective mask M defines for each of the three input pins defined by the segment codes of the corresponding cipher unit design description whether the bit value on that pin is to be inverted before being operated upon by the Fredkin's gate.

It is possible for some of the cipher units to be implemented in parallel so long as their respective Fredkin's gate inputs are not coincident, i.e. the cipher unit design descriptions for these cipher units do not have a common 3 bit segment code.

Figure 9 is a functional diagram of a cipher unit design description generating apparatus. A random number generator 100 generates a random number to be used to form the cipher unit design description. This is input through a validity checker 110 which checks whether the random number is valid, i.e. each of the segment codes must be unique, else two or more of the gate inputs will be coupled to the same input pin. The validity checker 110 requires information on the block size in order to do this check.

The random number is then input into the cipher design description (circuit array) forming unit 120, constituting an encoding means of the present invention, in order to build the cipher design description describing the circuit array. The cipher design description forming unit 120 also receives an input from the cipher design description parameter selector 130, constituting a second selection means and also a third selection means of the present invention, which is operable by a user to select the number of bits or cipher units to be implemented in the cipher system, and to select the data block size. Also, in a general purpose computer, it is possible to select the type of reversible gates to be used, and in this case the computer constitutes a first

ART 34 AMDT

11

selection means of the present invention. Since there is however a limited number of possible types of gates currently known which can be implemented reversibly, allowing such a selection does not greatly increase the level of security at present.

Once the cipher design description has been formed it is then stored in a non-volatile memory 140 for use in enciphering and deciphering data. If data is to be transmitted between two parties, the cipher design description must be secretly shared. Where there has been selection of parameters in building the cipher design description i.e. the number of gates, the block size and the type of gates, this information will also need to be shared so that the cipher design description can be used properly to implement a cipher apparatus for both encryption and decryption.

Figure 10 is a functional diagram of the encipher apparatus. A signal to be enciphered is input by the data input device 200. This is then passed to a data block former 210 which forms the input signal into blocks of data which can be sequentially passed through the encipher apparatus. The first block of data is then passed into the working memory 220 as a string of N bits where N is the block size. A circuit implementor, also referred to as a cipher apparatus implementor, 250 then implements the cipher apparatus in accordance with the circuit array stored in the non-volatile memory 260. The circuit array comprises a M array of gate descriptions, where each gate description comprises four segments (as illustrated in Figure 6). The cipher apparatus implementor 250 will operate on the data block in the working memory 220 to implement each of the cipher units sequentially. Cipher apparatus implementor 250 will therefore control the data block former 410 to input a block of data into the working memory 220 when it is ready to operate on it. Once the enciphering operation has been completed on the data block in the working memory 220, the cipher apparatus implementor 250 controls the passage of the data block from the working memory 220 into a memory 230. The enciphered data block can then be passed out block-by-block into a data output device 240 which can either output the enciphered data block block-by-block or can wait until all of the data blocks are enciphered and output the complete enciphered signal.

Figure 11 is a functional diagram of the decipher apparatus in accordance with an embodiment of the present invention. Enciphered data is received by the enciphered data input device 300 and is formed into enciphered data blocks by the enciphered data block former 310. The passage of enciphered data blocks into a working

ART 34 AMDT

12

memory 320 is then controlled by a reverse circuit implementor 350. When a data block is in the working memory 320 the reverse circuit implementor, also referred to as a reverse cipher apparatus implementor, 350 implements the decipher apparatus in accordance with the circuit array stored in the non-volatile memory 260 in reverse.

- 5 Once all of the cipher units defined by the circuit array have been implemented in reverse and thus the enciphered data block has been deciphered, it is output into the memory 330 under the control of the reverse cipher apparatus implementor 350. The deciphered data block can then be output to the output device 340 which can then either output each of the data blocks sequentially or wait until the complete signal
- 10 has been deciphered before outputting it.

Figure 12 illustrates an application of the cipher system for the communication of enciphered data between computers 50, 51 and 52.

- Computer 50 implements the encipher apparatus and generates enciphered data. This can either be stored on a non-volatile memory device such as a floppy disc 54 and
- 15 passed to another computer 51 for deciphering, or it can be broadcast or transmitted over a network 53 for reception by computer 52 for deciphering there. Before the exchange of enciphered data however, it is necessary for the operators of computers 50 and 51 or 50 and 52 to secretly exchange the cipher design description. This can be done by any conventional secret means such as a secure telephone call, a secure
- 20 facsimile transmission or by letter, by courier or even by a secure e-mail.

- Figure 13 illustrates another embodiment of the present invention wherein a computer 60 is provided with a smartcard programmer/reader 61. In this embodiment it is possible for a smartcard to be loaded with the decipher program, i.e. software defining a software implementation of a reversible circuit for use in a
- 25 cipher unit, as well as the cipher design description. The smartcard can then be given to the intended recipient of enciphered data. Thus the intended recipient of the enciphered data can simply insert the smartcard into a smartcard reader and the processor on the smartcard will implement the decipher apparatus and thus inherently the encipher apparatus. Thus the smartcard can be used for both transmitting and
- 30 receiving enciphered data. This embodiment can be used by an institution such as a financial institution (Alice). A user (Bob) will be issued with a smartcard and will be able to communicate securely with the institution by inserting the smartcard into the reader 61 e.g. an automatic teller machine (ATM).

ATTN: AMDT

Figure 14 is a schematic diagram of the implementation of the cipher apparatus in a general purpose computer. The computer is provided with a bus 79 to communicate between operational units. A modem 70 is provided for connection over a telecommunications line 78 to transmit and receive enciphered data. Also a network card 80 is provided for connection over a network to transmit and receive data. A keyboard 74 is provided for inputting data and a display 71 is provided for displaying deciphered data. A processor 72 implements the cipher apparatus either in a forward direction for enciphering or in a reverse direction for deciphering in accordance with the circuit array stored in the memory section 77. The processor 72 operates in accordance with the circuit emulation program stored in the program memory 75. During the operation of the processor 72 data is temporarily stored in the working memory 76 and at the end of the enciphering or deciphering process the enciphered or deciphered data can be stored in the data storage device 73 which can comprise non-volatile storage media such as a floppy disc, a hard disc, a writable CD-ROM, or EPROM.

The method of operation of the cipher apparatus of this embodiment of the present invention will now be described with reference to Figures 15 to 18.

Figure 15 illustrates the steps involved in the generation of the cipher design description, enciphering of data, the transmission of the enciphered data and the deciphering of the enciphered data.

In step S1 a type of reversible processing is predetermined or selected e.g. Fredkin's gates. In step S2 the number of gates M and the block size N of the data is selected. In step S3 the cipher design description (or circuit array) is then generated. In step S4 the cipher design description is exchanged secretly between Alice and Bob. In step S5 Alice enciphers data using an cipher apparatus configured according to the circuit array, i.e. as an encipher apparatus. Alice then communicates the enciphered data to Bob in step S6. In step S7 Bob decipheres the enciphered data using a reverse cipher apparatus, i.e. a decipher apparatus, configured appropriately according to the circuit array (cipher design description).

Figure 16a illustrates in more detail the steps involved in a generation of the cipher design description.

In step S10 a variable m is set to 0. This variable acts as the cipher unit (gate) number. In step S11 a random number having P bits is then generated, where P is

ART 34 AMDT

14

the number of bits necessary to describe a cipher unit. In the example given hereinabove using Fredkin's gates, $P=12$ (4 segments each of 3 bits). In step S12 a check is carried out to determine whether this is a valid random number. One of the tests is whether the random number defines the cipher unit having two or more pins

5 on the same input data address which is not allowed. In step S13 if the random number is valid the cipher unit number m is incremented and in step S14 the generated random number is stored indexed by m . In step S15 it is then determined whether random numbers have been generated for all of the cipher units i.e. $m=M$. If not, the process returns to step S11 for the generation of further random numbers.

- 10 If random numbers have been generated defining all of the cipher units then the process ends in step S16.

Figure 16b illustrates the circuit array which comprises a $P \times M$ matrix. The matrix is indexed by M where each entry comprises P bits divided into four segments A, B, C and M each of 3 bits.

- 15 The process of enciphering data will now be described with reference to Figure 17.

In step S20 the data to be enciphered is input and the prestored circuit array (secret cipher design description) indexed by m is read. The first N bits of data are then read as a data block. If there are less than N bits of data, padding data is generated in order to make up N bits. The N bits of data are then loaded into the working array in

- 20 step S22 and in step S23 the cipher unit counter m is set to 1. In step S24 the first segment A for cipher unit m in the circuit array is read and this is used to address a data bit from the working array in step S25. In step S26 it is then determined whether the read data bit is 0. If it is not 0 then there is no exchange of data between input B and C and the process proceeds to step S30. If it is 0 then data bits
- 25 B and C are exchanged. Thus in step S27 the second and third segments B and C for the cipher unit m in the circuit array are then read and these are used to address two data bits in the working array. In step S29 these data bits are then exchanged and the process proceeds to step S30 where a mask bit counter b is set to 1 to index the first mask bit for segment A.

- 30 In step S31 the b^{th} bit of the mask is read and in step S32 it is determined whether this is zero. If it is not zero the data bit in the working array addressed by the b^{th} segment is inverted in step S33 otherwise no action is taken. In the next step S34 is determined whether all of the mask bits have been read i.e. $b=3$ indicating that the

ART 34 AMDT

15

- mask bit for segment C has been read. If not the mask bit counter b is incremented in step S35 to index the next mask bit for segment B or C and the process returns to step S31. If all of the mask bits have been read it is then determined whether all of the cipher units have been implemented i.e. $m=M$ in step S36. If not, the cipher unit counter m is incremented and the process returns to step S24. Otherwise in step S38 the working array is output as a block of enciphered data. In step S39 it is then determined whether the data has all been enciphered and if not, in step S40 the next N bits of data are input and padded if necessary and the process returns to step S22. Otherwise the process ends in step S41 since all of the data has been enciphered.
- 10 The process of deciphering enciphered data will now be described with reference to Figure 18.
- In step S50 the enciphered data is input and the prestored circuit array indexed by m is read. The first N bits of enciphered data are then read in step S51. The N bits of enciphered data are then loaded into the working array in step S52 and in step S53 the cipher unit counter m is set equal to M i.e. the first cipher unit to be implemented is in fact the last cipher unit in the array so that the cipher unit are implemented sequentially in reverse. In step S54 the mask bit counter b is then set to the first mask bit for segment A and in step S55 the b^{th} bit of the mask is read. It is then checked in step S56 whether this is zero and if not the data bit in the working array addressed by the b^{th} segment is inverted in step S57 otherwise no action is taken.
- The process then proceeds to step S58 wherein it is determined whether all of the mask bits have been read i.e. $b=3$. If not, in step S59 the mask bit counter b is incremented to index the next mask bit for segment B or C and the process returns to step S55. If all of the mask bits have been read for the mask segment, in step S60 the first segment A for cipher unit m in the circuit array is read. A data bit in the working array addressed by this first segment A is then read in step S61 and it is determined whether this is zero in step S62. If it is zero the second and third segments B and C for cipher unit m in the circuit array are read in step S63 and in step S64 the data bits in the working array addressed by the second and third segments B and C are read. These are then exchanged in step S65 and the process proceeds to step S66. If in step S62 the data bit addressed by the first segment A is not zero the process proceeds to step S66. In step S66 it is determined whether the process has just been carried out for the first cipher unit i.e. $m=1$ indicating that the

ART 34 AMDT

16

deciphering of the current block has finished. If not in step S67 the cipher unit counter is decremented and the process returns to step S54, and if so in step S68 the working array is output as a deciphered data block. In step S69 it is determined whether all of the blocks have been deciphered and if not in step S70 the next N bits of deciphered data are read. The process then returns to step S52. If in step S69 it is determined that all of the data has been deciphered, in step S71 any data corresponding to padding data in the last block is ignored and the process ends in step S72.

In the above enciphering and deciphering embodiment each cipher unit is implemented in software sequentially.

In the embodiment described hereinabove the reversible circuit (cipher unit) is implemented by a Fredkin's gate. The Fredkin's gate can be viewed as a three-input, three-output logic gate as illustrated in Figure 19. This can be implemented using AND, OR and NOT logic gates (which are not reversible) as illustrated in Figure 20. Of course, since the logic gates can only conduct signals one-way in order for the circuit to be reversible, it must perform an operation which is symmetric i.e. if the output of the circuit is put back as an input, the original input will be obtained. This is because a Fredkin's gate is an inverse of itself.

Thus the circuit illustrated in Figure 20 can form the basis of a cipher unit of an encipher apparatus or a decipher apparatus (Figures 3 and 4).

Another implementation of the Fredkin's gate can be chosen using multiplexers as illustrated in Figure 21. Each multiplexer 400 and 401 receives two input signals and one control signal. If the control signal is zero then the first input signal is passed. If the control signal is one the second input signal is passed.

The Fredkin's gate can also be implemented by three-state buses as illustrated in Figure 22.

All of the three circuits given hereinabove can be implemented either in software using a computer program which generates the circuits and simulates them or using electronic hardwired circuits. It is thus possible for Alice and Bob to be supplied with off the shelf programmable logic gate array (PLGA) chips and with a storage medium storing logic to configure the PLGA to carry out the encipher method or the decipher method of the present invention, i.e. the software that downloads the circuit description onto the chip. Such software languages for circuit descriptions can for

ART 34 AMDT

- example comprise Verilog-HDL. In order for Alice and Bob to establish the secret communications, the downloading of the cipher circuit description will only be done once. When the circuit is implemented using hardwired circuits, Alice and Bob can use one circuit for encryption and one circuit for decryption. It is however possible
- 5 to use only one circuit by downloading the circuit description at the time when communications take place. For example, if Alice wishes to send an encrypted message she downloads the cipher design description (circuit array) onto the chip. If she receives a message she can download the corresponding decryption circuit (its circuit description) onto the chip.
- 10 In the embodiment given above, the Fredkin's gate is implemented in logic. However, a Fredkin's gate can be implemented in many different ways, for example, it is possible to implement the Fredkin's gate in optics. The device which can be used to implement the Fredkin's gate in optics is the Mach/Zehnder interferometer switch. Such a switch is disclosed in a paper by J. Dommelly *et al* entitled "A Gallium
- 15 Arsenide Electro-optical Interferometer Modulator", (Proc. 7th Topical Meeting on Integrated and Guided Wave Optics, Kissimmee 1984).
- Although in the above embodiments, the use of Fredkin's gate has been described, the cipher units of the present invention can be implemented in many different ways. For example, another form of reversible universal logic is the AND/NAND gate (which
- 20 is also known as Toffoli's gate). The operation of the AND/NAND gate can be given by:

$$\begin{pmatrix} x_1 \\ x_2 \\ \dots \\ x_{n-1} \\ x_n \end{pmatrix} \rightarrow \begin{pmatrix} x_1 \\ x_2 \\ \dots \\ x_{n-1} \\ x_n \oplus x_1 x_2 \dots x_{n-1} \end{pmatrix}$$

- The AND/NAND gate is illustrated in Figure 23. In this gate the input on (n-1) of the
- 25 n inputs act to switch the nth input by virtue of an AND gate receiving the (n-1) inputs and acting on an XOR gate on the nth input. Details on this particular type of gate are given in the paper by T. Toffoli entitled "Bicontinuous Extensions of Invertible Combinatorial Functions" (Mathematical Systems Theory, Vol. 14, pp. 13-23).

ART 34 AMDT

The AND/NAND gate can be implemented not just in logic as illustrated in Figure 23, but by any physical system.

In a system for implementing the cipher units of the present invention, any reversible computational system can be used and the present invention is not limited to the use

- 5 of circuit implementation. For example, reversible cellular automata can be used as described in "Computation and Construction Universality of Reversible Cellular Automata" by T. Toffoli (J. Comput. Sys. Sci., Vol. 15, 1977, pp. 213-231), a reversible Turing machine as described in "Logical Reversibility of Computation" by C. Bennett (IBM J. Res. Dev. 6, 1973 pp. 525-532), quantum computing, for a
- 10 "billiard ball", model of computation as described in "Conservative Logic" by E. Fredkin and T. Toffoli (International Journal of Theoretical Physics, Vol 21. nos. 3/4, 1982), for example.

In the embodiments described hereinabove, for security, a random number generator is used in order to randomly generate a circuit configuration. The random number

15 generator is not essential to the present invention but does increase the level of security. Any of the standard strong real number generators available for crypto-software libraries can be used, or a true physical random source can be used. The generation of random or pseudo-random numbers is well known in the art.

- It will be apparent to the skilled person in the art that the present invention can be
- 20 implemented by providing Alice and Bob with a program that randomly generates circuits and simulates them. Generally in the software implementation the circuits will only be generated and simulated using the cipher design description (circuit array) when the signal is input to be enciphered or deciphered.

- If the cipher apparatus is to be implemented using programmable hardware, a
- 25 manufacturer will provide Alice and Bob with a conventional programmable logic gate array and a storage medium storing logic to set it up to run as a cipher apparatus.

ART 34 AMDT

CLAIMS:

1. Encipher apparatus for enciphering a signal, comprising:
forming means for receiving the signal to be enciphered and for outputting
5 the signal as a sequence of data blocks, each having a first predetermined number of bits;
a plurality of encipher functional modules sequentially coupled to operate sequentially on the sequence of data blocks from the forming means; and
configuring means,
10 wherein each encipher functional module comprises
a module input,
a module output, and
a respective data processing unit having a parallel input and a corresponding parallel output and being arranged to perform a respective reversible process upon a set of
15 bits at its parallel input and to produce at its corresponding parallel output a corresponding enciphered set of bits,
and is operable under the control of the configuring means to couple a respective predetermined set of the bits of a data block received at its module input to the parallel input of its data processing unit and to provide at its module output an
20 enciphered data block in which said respective predetermined set of bits is replaced by the corresponding enciphered set of bits produced at the parallel output of its data processing unit.
2. Encipher apparatus according to claim 1, wherein said respective data
25 processing units are of a single type.
3. Encipher apparatus according to claim 1 or claim 2, wherein the reversible process of at least one of said data processing units is a switching operation controlled by at least one of the set of bits received at its parallel input.
- 30
4. Encipher apparatus according to any preceding claim wherein each of said data processing units is a reversible gate.

ART 34 AMDT

20

5. Encipher apparatus according to claim 3, wherein said reversible gate comprises a Fredkin's gate or an AND/NAND gate.

6. Encipher apparatus according to any preceding claim wherein said
5 configuring means is operative to control said encipher functional modules in accordance with a cipher design description.

7. Encipher apparatus according to claim 6, including means for receiving said cipher design description.

10

8. Encipher apparatus according to claim 6, including means for generating said cipher design description.

9. Encipher apparatus according to claim 8, wherein the generating means
15 includes a random or pseudo-random number generator and is operative to use random or pseudo-random numbers generated by said random or pseudo-random number generator to describe in code said respective predetermined sets of bits.

10. Encipher apparatus according to any preceding claim, wherein each said
20 encipher functional module comprises a logic gate which does not conserve logic.

11. Encipher apparatus according to any preceding claim, wherein said plurality of encipher functional modules form a programmable circuit.

25 12. Encipher apparatus according to claim 11, wherein said plurality of encipher functional modules comprise a programmable logic gate array, and said configuring means comprises a programming means for programming said programmable logic gate array.

30 13. Encipher apparatus according to claim 11, wherein said encipher functional modules comprise analogue electronic modules.

ART 34 AMU I

14. Encipher apparatus according to any one of claims 1 to 10, wherein said signal is an optical signal and said encipher functional modules comprise optical components.
- 5 15. Encipher apparatus according to any one of claims 1 to 10, comprising a programmable computing apparatus, wherein said encipher functional modules comprise a computer code routine implemented on said programmable computing apparatus.
- 10 16. Encipher apparatus according to claim 15, wherein said computer code routine is in the form of a generic module code routine repeatedly implemented dependent upon information from said configuring means.
17. Encipher apparatus according to any preceding claim including first selection
- 15 means for selecting a type of encipher functional module to be used from amongst a plurality of possible types of encipher functional modules, wherein said configuring means is adapted to configure the encipher apparatus to use the selected type of encipher functional module.
- 20 18. Encipher apparatus according to any preceding claim, including second selection means for selecting the number of said encipher functional modules to be used, wherein said configuring means is adapted to configure the encipher apparatus to use the selected number of encipher functional modules.
- 25 19. Encipher apparatus according to any preceding claim including third selection means for selecting for each said encipher functional module the respective predetermined set of the bits of a data block received at its module input.
20. A method of enciphering a signal, the method comprising:
- 30 receiving the signal to be enciphered and forming the signal into a sequence of data blocks, each having a first predetermined number of bits;

ART 34 AMDT

22

applying the sequence of data blocks to a plurality of encipher functional modules sequentially coupled to operate sequentially on the sequence of data blocks, each encipher functional module comprising

- a module input,
- 5 a module output, and
- a respective data processing unit having a parallel input and a corresponding parallel output and being arranged to perform a respective reversible process upon a set of bits at its parallel input and to produce at its corresponding parallel output a corresponding enciphered set of bits; and
- 10 configuring each encipher functional module to couple a respective predetermined set of the bits of a data block received at its module input to the parallel input of its data processing unit and to provide at its module output an enciphered data block in which said respective predetermined set of bits is replaced by the corresponding enciphered set of bits produced at the parallel output of its data
- 15 processing unit.
21. A method according to claim 20, wherein the encipher functional modules are of a single type.
- 20 22. A method according to claim 20 or claim 21, wherein the reversible process of at least one of said data processing units is a switching operation controlled by at least one of the bits of a data block received at its parallel input.
23. A method according to any one of claims 20 to 22, wherein said encipher
- 25 functional modules each act as a reversible gate.
24. A method according to any one of claims 20 to 23, wherein the configuring of said encipher functional modules is in accordance with a cipher design description.
- 30 25. A method according to claim 24, including receiving said cipher design description.

ART 34 AMDT

23

26. A method according to claim 24, including generating said cipher design description.

27. A method according to claim 24, including generating random or pseudo-
5 random numbers and using the generated random or pseudo-random numbers to generate said cipher design description.

28. A method according to claim 27, wherein a respective generated random or pseudo-random number is used to described in code the respective predetermined set
10 of bits for a respective said encipher functional module.

29. A method according to claim 28, wherein the logic operations do not conserve logic.

30. A method according to any one of claims 20 to 29, wherein said encipher functional modules comprise a programmable logic gate array and the configuring step includes programming said programmable logic gate array.

31. A method according to any one of claims 20 to 29, implemented by
20 computer code on a computing apparatus, wherein said encipher functional modules comprise a computer code routine implemented in dependence upon configuration information.

32. A method according to claim 31, wherein the computer code routine is
25 implemented repeatedly dependent upon the number of said encipher functional modules to be implemented.

33. A method according to any one of claims 20 to 32, including selecting the type of encipher functional module to be used from amongst a plurality of possible
30 types of encipher functional modules.

34. A method according to any one of claims 20 to 33, including selecting the number of said encipher functional modules used.

ART 34 AMDT

24

35. A method according to any one of claims 20 to 34, including selecting the respective predetermined set of the bits of a received data block for said encipher functional modules.

5

36. Decipher apparatus for deciphering a signal, comprising:
forming means for receiving the signal to be deciphered and for outputting the signal as a sequence of data blocks, each having a first predetermined number of bits;

10 a plurality of decipher functional modules sequentially coupled to operate sequentially on the sequence of data blocks from the forming means; and
configuring means,
wherein each decipher functional module comprises

a module input,
15 a module output, and
a respective data processing unit having a parallel input and a corresponding parallel output and being arranged to perform a respective reversible process upon a set of bits at its parallel input and to produce at its corresponding parallel output a corresponding enciphered set of bits,
20 and is operable under the control of the configuring means to couple a respective predetermined set of the bits of a data block received at its module input to the parallel input of its data processing unit and to provide at its module output a deciphered data block in which said respective predetermined set of bits is replaced by the corresponding deciphered set of bits produced at the parallel output of its data
25 processing unit.

37. Decipher apparatus to claim 36, wherein said decipher functional modules are of a single type.

30 38. Decipher apparatus according to claim 36 or claim 37, wherein said configuring means is operative to control said decipher functional modules in accordance with a cipher design description.

ART 34 AMDT

25

39. Decipher apparatus according to claim 38, wherein said cipher design description is equivalent to the inverse of a cipher design description used to control encipher functional modules of an encipher apparatus used to produce the enciphered signal.

5

40. Decipher apparatus according to claim 38 or claim 39, including means for receiving said cipher design description.

41. Decipher apparatus according to claim 38 or claim 39, including means for
10 generating said cipher design description.

42. Decipher apparatus according to claim 41, wherein the generating means includes a random or pseudo-random number generator and is operative to use random or pseudo-random numbers generated by said random or pseudo-random
15 number generator to describe in code said respective predetermined sets of bits.

43. Decipher apparatus according to any one of claims 36 to 42, wherein the reversible process of at least one of said data processing units is a switching operation controlled by at least one of the bits of a data block received at its parallel
20 input.

44. Decipher apparatus according to any one of claims 36 to 43, wherein each of said data processing units comprises a reversible gate.

25 45. Decipher apparatus according to claim 44, wherein said reversible gate comprises a Fredkin's gate or an AND/NAND gate.

46. Decipher apparatus according to any one of claims 36 to 45, wherein each said decipher functional module comprises a logic gate which does not conserve
30 logic.

47. Decipher apparatus according to any one of claims 36 to 46, wherein said plurality of decipher functional modules form a programmable circuit.

ART 34 AMDT

26

48. Decipher apparatus according to claim 47, wherein said plurality of decipher functional modules comprise a programmable logic gate array, and said configuring means comprises a programming means for programming said programmable logic gate array.

49. Decipher apparatus according to any one of claims 36 to 46, wherein said signal is an optical signal and said decipher functional modules comprise optical components.

50. Decipher apparatus according to any one of claims 36 to 46, comprising a programmable computing apparatus, wherein said decipher functional modules comprise a computer code routine implemented on said programmable computing apparatus.

51. Decipher apparatus according to claim 50, wherein said decipher functional modules comprise a computer code routine repeatedly implemented dependent upon information from said configuring means.

52. Decipher apparatus according to any one of claims 36 to 51, wherein said configuring means is responsive to type identifying information included in a cipher design description to configure the type of said decipher functional modules in accordance with said type identifying information.

53. Decipher apparatus according to any one of claims 36 to 52, wherein said configuring means is responsive to module number information included in a cipher design description to configure a corresponding number of said decipher functional modules.

54. Decipher apparatus according to any one of claims 36 to 53, wherein said configuring means is responsive to data block size information included in a cipher design description adapted to configure the input and output of each said decipher functional module.

ART 34 AMDT

27

55. A method of deciphering an enciphered signal, the method comprising:
receiving the signal to be deciphered and outputting the signal as a sequence
of data blocks, each having a first predetermined number of bits;
- 5 applying the sequence of data blocks to a plurality of decipher functional
modules sequentially coupled to operate sequentially on the sequence of data blocks,
each decipher functional module comprising
a module input,
a module output, and
- 10 a respective data processing unit having a parallel input and a corresponding parallel
output and being arranged to perform a respective reversible process upon a set of
bits at its parallel input and to produce at its corresponding parallel output a
corresponding enciphered set of bits; and
configuring each decipher functional module to couple a respective
- 15 predetermined set of the bits of a data block received at its module input to the
parallel input of its data processing unit and to provide at its module output an
deciphered data block in which said respective predetermined set of bits is replaced
by the corresponding deciphered set of bits produced at the parallel output of its data
processing unit.
- 20
56. A method according to claim 55, wherein the decipher functional modules
are of a single type.
57. A method according to claim 55 or claim 56, wherein the reversible process
- 25 of at least one of said data processing units is a switching operation controlled by at
least one of the bits of a data block received at its parallel input.
58. A method according to any one of claims 55 to 57, wherein said decipher
functional modules each act as a reversible gate.
- 30
59. A method according to any one of claims 55 to 58, wherein the configuring
of said decipher functional modules is in accordance with a cipher design description.

ART 34 AMDT

28

60. A method according to claim 59, including receiving said cipher design description.
61. A method according to claim 59, including generating said cipher design
5 description.
62. A method according to claim 59, including generating random or pseudo-random numbers and using the generated random or pseudo-random numbers to generate said cipher design description.
- 10 63. A method according to claim 62, wherein a respective generated random or pseudo-random number is used to described in code the respective predetermined set of bits for a respective said decipher functional module.
- 15 64. A method according to claim 63, wherein the logic operations do not conserve logic.
65. A method according to any one of claims 55 to 64, wherein said decipher functional modules comprise a programmable logic gate array and the configuring
20 step includes programming said programmable logic gate array.
66. A method according to any one of claims 55 to 64, implemented by computer code on a computing apparatus, wherein said decipher functional modules comprise a computer code routine implemented in dependence upon configuration
25 information.
67. A method according to claim 66, wherein the computer code routine is implemented repeatedly dependent upon the number of said decipher functional modules to be implemented.
- 30 68. A method according to any one of claims 55 to 67, including selecting the type of decipher functional module to be used from amongst a plurality of possible types of decipher functional modules.

ART 34 AMDI

69. A method according to any one of claims 55 to 68, including selecting the number of said decipher functional modules used.
- 5 70. A method according to any one of claims 55 to 69, including selecting the respective predetermined set of the bits of a received data block for said decipher functional modules.
71. Apparatus for generating a cipher design description, comprising:
10 a random or pseudo-random number generator; and
encoding means arranged to receive a random or pseudo-random number generated by said generator and to encode that received number to provide at its output a cipher design description describing, for each of a plurality of cipher functional modules sequentially coupled to operate sequentially on a data block
15 applied to the plurality of sequentially coupled cipher functional modules, a respective predetermined set of the bits of the data block as received at the respective module's input.
72. Apparatus according to claim 61, including first selection means for selecting
20 at least one type of cipher functional module to be used from amongst a plurality of possible types of cipher functional modules, said encoding means being adapted to include the selected type or types in the encoded information.
73. Apparatus according to claim 71 or claim 72, including second selection
25 means for selecting the number of said cipher functional modules to be used, said encoding means being adapted to include the selected number in the encoded information.
74. Apparatus according to any one of claims 71 to 73, including third selection
30 means for selecting the number of inputs and outputs of said cipher functional modules, said encoding means being adapted to include the selected number in the encoded information.

ART 34 AMDT

30

75. A method of generating a cipher design description, the method comprising:
generating random or pseudo-random numbers;
encoding information, including said random or pseudo-random numbers, describing,
for each of a plurality of cipher functional modules sequentially coupled to operate
5 sequentially on a data block applied to the plurality of sequentially coupled cipher
functional modules, a respective predetermined set of the bits of the data block as
received at the respective module's input; and
outputting the cipher design description.
- 10 76. A method according to claim 75, further comprising selecting at least one
type of cipher functional module to be used from amongst a plurality of possible
types of cipher functional modules, and including the selected type or types in the
encoded information.
- 15 77. A method according to claim 75 or claim 76, further comprising selecting the
number of said cipher functional modules used, and including in the encoded
information said selected number of said cipher functional modules used.
78. A method according to any one of claims 75 to 77, further comprising
20 selecting the number of inputs and outputs of said cipher functional modules, and
including in the encoded information the selected number of inputs and outputs of
said cipher functional modules.
79. Cipher apparatus comprising the encipher apparatus of any one of claims 1
25 to 19 and the decipher apparatus of any one of claims 36 to 54, wherein the
encipher functional modules of the encipher apparatus are constituted by the
decipher functional modules of the decipher apparatus but are sequentially coupled in
the opposite order.
- 30 80. A cipher method for enciphering and deciphering a signal comprising the
encipher method of any one of claims 20 to 35 and the decipher method of any one
of claims 55 to 70.

ART 34 ANDI

31

81. Processor implementable instructions for controlling a processor to carry out the method of any one of claims 20 to 35, 55 to 70, 75 to 78, and 80.

82. A carrier medium carrying the processor implementable instructions
5 according to claim 81.

83. A storage medium storing logic to configure a programmable logic gate array to carry out the method of any one of claims 20 to 35, 55 to 70, 75 to 78, and 80.

10




Fig 1




Fig 2




Fig 3




Fig 4




Fig 5




Fig 6

2025-03-17 09:10:00




Fig 7

gate 1 gate 2 gate M

01000010101001 1100011111011 ... 0010111111000 110100101110

Fig 8

5/17




Fig 9




Fig 10




Fig 11




Fig 12




Fig 13





Fig 14

9/17

Fig 15



10/17




Fig 16a




Fig 16b

12/17





Fig 18






Fig 19




Fig 20





Fig 21




Fig 22




Fig 23

RULE 63 (37 C.F.R. 1.63)
DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATION
IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

As a below named inventor, I hereby declare that my residence, post office address and citizenship are as stated below next to my name, and I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

A CIPHER

the specification of which (check applicable box(es)):

[] is attached hereto.

[] was filed on _____ as U.S. Application Serial No. _____ (Atty Dkt.No. _____)

[x] was filed as PCT international application No. PCT/GB99/03891 on 23 November 1999

and (if applicable to U.S. or PCT application) was amended on _____

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with 37 C.F.R. 1.56. I hereby claim foreign priority benefits under 35 U.S.C. 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed or, if no priority is claimed, before the filing date of this application:

Priority Foreign Application(s):

Application Number

9825644.9

Country

GREAT BRITAIN

Day/Month/Year Filed

23 November 1998

I hereby claim the benefit under 35 U.S.C. §119(e) of any United States provisional application(s) listed below.

Application Number

Day/Month/Year Filed

I hereby claim the benefit under 35 U.S.C. 120/365 of all prior United States and PCT international applications listed above or below and, insofar as the subject matter of each of the claims of this application is not disclosed in such prior applications in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose material information as defined in 37 C.F.R. 1.56 which occurred between the filing date of the prior applications and the national or PCT international filing date of this application:

Prior U.S./PCT Application(s):

Application Serial No.

Day/Month/Year Filed

Status: patented

pending, abandoned

PCT/GB99/03891

23 November 1999

PENDING

I hereby declare that all statements made herein of my own knowledge are true and that statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. And on behalf of the owner(s) hereof, I hereby appoint NIXON & VANDERHYE P.C., 1100 North Glebe Rd., 8th Floor, Arlington, VA 22201-4714, telephone number (703) 816-4000 (to whom all communications are to be directed), and the following attorneys thereof (of the same address) individually and collectively owner's/owners' attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith and with the resulting patent: Arthur R Crawford, 25327; Larry S. Nixon, 25640; Robert A. Vanderhye, 27076; James T. Hosmer, 30184; Robert W. Faris, 31352; Richard G. Besha, 22770; Mark E. Nusbaum, 32348; Michael J. Keenan, 32106; Bryan H. Davidson, 30251; Stanley C. Spooner, 27393; Leonard C. Mitchard, 29009; Duane M. Byers, 33363; Jeffrey H. Nelson, 30481; John R. Lastovna, 33149; H. Warren Burnam Jr., 29366; Thomas E. Byrne, 32205; Mary J. Wilson, 32955; J. Scott Davidson, 33499; Alan M. Kagen, 36178; William J. Griffith, 31260; Robert A. Molan, 29834; B.J. Sadoff, 36663; James D. Berquist, 34776; Updeep S. Gill, 37334; Michael J. Shea, 34725; Donald L. Jackson, 41080; Michelle N. Lester, 32331; Frank P. Presta, 19828; Joseph S. Presta, 35329. I also authorize Nixon & Vanderhye to delete any attorney names/numbers no longer with the firm and to act and rely solely on instructions directly communicated from the person, assignee, attorney, firm, or organization sending instructions to Nixon & Vanderhye on behalf of the owner(s).

1. Inventor's Signature: *George Bilchev* Date: 2/12/99
Inventor: George BILCHEV BULGARIAN
(first) (last) (citizenship)
Residence (city): IPSWICH, SUFFOLK (state/country): GREAT BRITAIN
Post Office Address: 33 Elmers Lane, Ipswich, Suffolk, GREAT BRITAIN
(Zip code) IP5 2GW

2. Inventor's Signature: _____ Date: _____
Inventor: _____
(first) MI (last) (citizenship)
Residence (city): _____
Post Office Address: _____
(Zip code) _____

FOR ADDITIONAL INVENTORS, check box [] and attach sheet with the same information and signature and date for each.